Table of Contents

Processor Architecture

An Efficient Vector Memory Unit for SIMD DSP ............................. 1
Haiyan Chen, Zhong Liu, Sheng Liu, and Sheng Ma

An Analytical Model for Matrix Multiplication on Many Threaded
Vector Processors .......................................................... 12
Yongwen Wang, Jun Gao, Bingcai Sui, Chengyi Zhang,
and Weixia Xu

HMCPA: Heuristic Method Utilizing Critical Path Analysis for Design
Space Exploration of Superscalar Microprocessors .......................... 20
Fangyan Qin, Lei Wang, Yu Deng, Yongwen Wang, and Tianlei Zhao

Low Latency Multicasting Scheme for Bufferless Hybrid NoC-Bus 3D
On-Chip Networks .......................................................... 36
Chaoyun Yao, Chaochao Feng, Mingxuan Zhang, and Shaojun Wei

A Highly-Efficient Crossbar Allocator Architecture for High-Radix
Switch .................................................................................. 48
Mingche Lai and Lei Gao

Application Specific Processors

FPGA Implementation of FastICA Algorithm for On-line EEG Signal
Separation ................................................................. 59
Dongsheng Zhao, Jiang Jiang, Chang Wang, Baoliang Lu,
and Yongxin Zhu

FPGA Based Low-Latency Market Data Feed Handler ..................... 69
Liyuan Zhou, Jiang Jiang, Ruochen Liao, Tianyi Yang,
and Chang Wang

FPGA-Based Real-Time Emulation for High-Speed Double-Precision
Small Time-Step Electromagnetic Transient System ..................... 78
Jianszeng Li, Chunhui Ding, Guanghui He, and Qing Mu

Nodal-Analysis-Based FPGA Implementation for Real-Time
Electromagnetic Transient Emulation System ............................ 89
Xiaozhang Gong, Tianyi Yang, Xing Zhang, and Guanghui He

Low Complexity Algorithm and VLSI Design of Joint Demosaicing and
Denoising for Digital Still Camera ...................................... 99
Liang Hong, Wei Jin, Guanghui He, Weifeng He, and Zhigang Mao
# Computer Application and Software Optimization

A Slide-Window-Based Hardware XML Parsing Accelerator .......................... 108  
Linan Huang, Jiang Jiang, Chang Wang, Yanghan Wang, and Yan Pei

Design of Fully Pipelined Dual-Mode Double Precision Reduction  
Circuit on FPGAs .................................................................................. 118  
Song Guo, Yong Dou, and Yuanwu Lei

Design of Cloud Server Based on Godson Processors ................................. 126  
Chaoqun Sha, Gongbo Li, Chenming Zheng, Yanping Gao,  
Xiaojun Yang, and Chungjin Hu

A New Storage System for Exabytes Storage ........................................... 140  
Haitao Chen, Jinwen Li, and Wei Zhang

A High-Accuracy Clock Synchronization Method in Distributed  
Real-Time System ................................................................................ 148  
Hongliang Li, Xuan Feng, Song Shi, Fang Zheng, and Xianghui Xie

Soft-Input Soft-Output Parallel Stack Algorithm  
for MIMO Detection .......................................................................... 158  
Fan Luo, Zhiting Yan, Guanghui He, Jun Ma, and Zhigang Mao

# Technology on the Horizon

Current Reduction Phenomenon in Graphene-Based Device ...................... 170  
Honghui Sun and Liang Fang

Dynamic Mapping Optimization for LSQ Soft Error Rate Reduction  
under 3D Integration Technology ....................................................... 176  
Chao Song and Min-xuan Zhang

# Author Index

185